Navigation

  • index
  • next |
  • previous |
  • envytools git documentation »
  • nVidia hardware documentation »

Power, thermal, and clock management¶

Contents:

  • Clock management
    • NV1:NV40 clocks
    • NV40:G80 clocks
    • G80:GT215 clocks
    • GT215:GF100 clocks
    • GF100+ clocks
  • PDAEMON: card management microprocesor
    • falcon parameters
    • IO register space
    • PCOUNTER signals
    • Second-level interrupts
    • User busy indication
    • Host <-> PDAEMON communication
    • Hardware mutexes
    • CRC computation
    • The timer
    • Channel switching
    • PMC interrupt redirection
    • PTHERM interface
    • Idle counters
    • General MMIO register access
    • Engine power gating
    • Input/output signals
  • NV43:G80 thermal monitoring
  • G80+’s Thermal and power monitoring and capping

Previous topic

PCI configuration space

Next topic

Clock management

This Page

  • Show Source

Quick search

Navigation

  • index
  • next |
  • previous |
  • envytools git documentation »
  • nVidia hardware documentation »
© Copyright 2013, Marcelina Kościelnicka. Created using Sphinx 1.8.6.