Navigation

  • index
  • next |
  • previous |
  • envytools git documentation »
  • nVidia Resource Manager documentation »

PMU¶

PMU is NVIDIA’s firmware for PDAEMON, used for DVFS and several other power-management related functions.

Contents:

  • SEQ Scripting ISA
    • Introduction
    • SEQ conventions
      • Stack layout
      • Scratch layout
    • Opcodes
    • Memory
      • SET last
      • READ last register
      • WRITE last register
      • SET register(s)
      • WRITE OUT last value
      • WRITE OUT
      • READ OUT last value
      • READ OUT last register
      • WRITE OUT TIMESTAMP
    • Arithmetic
      • OR last
      • AND last
      • ADD last
      • SHIFT-left last
      • AND last value, register
      • ADD OUT
      • OR last value, register
      • OR OUT last value
      • ADD last value, OUT
      • AND OUT last value
    • Control flow
      • EXIT
      • COMPARE last value
      • BRANCH EQ
      • BRANCH NEQ
      • BRANCH LT
      • BRANCH GT
      • BRANCH
      • COMPARE OUT
    • Miscellaneous
      • WAIT
      • WAIT STATUS
      • WAIT BITMASK last
      • IRQ_DISABLE
      • IRQ_ENABLE
      • FB PAUSE/RESUME
  • PMU microcode commands
    • Introduction
      • Sample Implementation
    • Commands
    • Command Status
    • Error Codes

Previous topic

nVidia Resource Manager documentation

Next topic

SEQ Scripting ISA

This Page

  • Show Source

Quick search

Navigation

  • index
  • next |
  • previous |
  • envytools git documentation »
  • nVidia Resource Manager documentation »
© Copyright 2013, Marcelina Kościelnicka. Created using Sphinx 1.8.6.